Stability Parameters of Register File Bit Cell with Low Power Consumption Priority
DOI:
https://doi.org/10.18372/1990-5548.77.17963Keywords:
memory bit cell, memory compiler, butterfly curve, register file, power consumption, static noise marginAbstract
This research is dedicated to a transistor sizing method of an 8-transistor register file static random access memory bit cell aiming to create two-port register files and two-port static random access memory with reduced supply voltage to reduce power consumption. This method can also be applied to 6-transistor single-port static random access memory bit cells. The method is based on the analysis of butterfly curves and the search for such values of the sizes of transistors and margin of their threshold voltages, in which, for a given critical minimal supply voltage, the condition for the existence of one intersection and one touch of its curves is achieved for the butterfly curves. The obtained samples of the register files bit cell in silicon and its critical voltage were compared to the results of circuit simulation in the write and read mode depending on the supply voltage. Experimental register files chip samples were successfully tested in silicon at a voltage of 0.75 V.
References
E. Seevinck, F. J. List, and J. Lohstroh, “Static-Noise Margin Analysis of MOS SRAM Cells,” IEEE Journal of Solid-State Circuits, vol. SC-22, no. 5, October,1987. https://doi.org/10.1109/JSSC.1987.1052809
Azeez J. Bhavnagarwala, Xinghai Tang, Member, and James D. Meindl, “The Impact of Intrinsic Device Fluctuations on CMOS SRAM Cell Stability,” IEEE Journal of Solid-State Circuits, vol. 36, no. 4, pp. 658–665, April 2001. https://doi.org/10.1109/4.913744
M. Pelgrom, A. Duinmaijer, and A. Welbers, “Matching properties of MOS transistors,” IEEE J. Solid State Circuits, vol. 24, no. 5, pp. 1433–1439, Oct. 1989. https://doi.org/10.1109/JSSC.1989.572629
A. Maxim and M. Gheorghe, “A novel physically based model of deep-submicron CMOS transistors mismatch for Monte-Carlo SPICE simulation,” Proc. 2001 IEEE International Symposium on Circuits and Systems, vol. 5, 2001, pp. 511–514.
Adrian Maxim, "Physically-Based Matching Model for Deep-Submicron MOS transistor," http://www.essderc2002.deis.unibo.it/data/pdf/Maxim.pdf.
M. Grudanov, O. Dudnyk, M. Rubanets, and O. Grudanov, "SRAM Memory Generator," Electronics and communication, Problems of electronics, part 1. pp. 21–25, 2008.
Debasis Mukherjee, Hemanta Kr. Mondal and B. V. R. Reddy, ”Static Noise Margin Analysis of SRAM Cell for High Speed Application,” IJCSI International Journal of Computer Science Issues, vol. 7, issue 5, September 2010.
Benton H. Calhoun, and Anantha P. Chandrakasan, “Static Noise Margin Variation for Sub-threshold SRAM 65nm CMOS,” IEEE Journal of Solid-State Circuits, vol. 41, no. 7, July 2006. https://doi.org/10.1109/JSSC.2006.873215
Shilpi Birla, R. K. Singh, and Manisha Pattnaik, “Static Noise Margin Analysis of Various SRAM Topologies,” International Journal of Engineering and Technology, vol. 3, no. 3, pp. 304–309, 2011. https://doi.org/10.7763/IJET.2011.V3.242
Govind Prasad, “Design of Low Power and High Stable Proposed SRAM cell Structure”, International Journal of VLSI and Embedded Systems-IJVES ISSN: 2249 – 6556, 2013.
Downloads
Published
Issue
Section
License
Authors who publish with this journal agree to the following terms:
Authors retain copyright and grant the journal right of first publication with the work simultaneously licensed under a Creative Commons Attribution License that allows others to share the work with an acknowledgement of the work's authorship and initial publication in this journal.
Authors are able to enter into separate, additional contractual arrangements for the non-exclusive distribution of the journal's published version of the work (e.g., post it to an institutional repository or publish it in a book), with an acknowledgement of its initial publication in this journal.
Authors are permitted and encouraged to post their work online (e.g., in institutional repositories or on their website) prior to and during the submission process, as it can lead to productive exchanges, as well as earlier and greater citation of published work (See The Effect of Open Access).
