Single-electronic Multi-level Adders

Authors

  • Oleksandr Melnyk National Aviation University, Kyiv, Ukraine https://orcid.org/0000-0003-1072-5526
  • Maksym Kravets National Aviation University, Kyiv, Ukraine
  • Valerii Kravets National Aviation University, Kyiv, Ukraine

DOI:

https://doi.org/10.18372/1990-5548.77.17962

Keywords:

quantum-dot cellular automata, majority element, four-bit nano adder, computer edit designed, arithmetic nano circuit

Abstract

Since metal-oxide-semiconductor microelectronic structures have reached small-scale and quantum limitations, technological models of single-electron nanocircuits of multi-level adders have been created in the work. It has been proven that one bit of information can be encoded by the presence or absence of one electron on a quantum island cluster.This paper provides a simulation of a 4×4 multiplier circuit on the proposed one-bit full adder. As a result, a comparison with other adders was made, an analysis of energy dissipation depending on temperature and the dissipated power of the existing and proposed multipliers in nW was carried out. As a result, it was found that the proposed adder has better properties compared to similar ones. As a result of the work, the simulation of the 4×4 multiplier circuit was performed, and the simulation results were obtained. Modeling of the circuit was performed in QCAD DESIGNER software.

Author Biographies

Oleksandr Melnyk , National Aviation University, Kyiv, Ukraine

Candidate of Sciences (Engineering)

Associated Professor

Department of Electronics, Robotics, Monitoring & IoT Technologies

Maksym Kravets , National Aviation University, Kyiv, Ukraine

Master's student

Department of Electronics, Robotics, Monitoring & IoT Technologies

Valerii Kravets , National Aviation University, Kyiv, Ukraine

Master's student

Department of Electronics, Robotics, Monitoring & IoT Technologies

References

W. Porod and C. S. Lent, and G. H. Bernstein, “Quantum cellular automata,” Nanotechnology, 4:49–57, 1994. https://doi.org/10.1088/0957-4484/4/1/004

P. D. Tougraw and C. S. Lent, “Logical devices implemented using quantum cellular automata,” J Appl Phys, 46556:1818–1825, 1994. https://doi.org/10.1063/1.356375

K. Navi, S. Sayedsalehi, F. Razieh, and R. A. Mostafa, “Five-input majority gate, a new device for quantum-dot cellular automata,” J Comput Theor Nanosci, 7:1546–1553, 2010. https://doi.org/10.1166/jctn.2010.1517

A. Sayed Sajad, M. Mohammad, and R. H. Saeed, “Robust QCA full-adders using an efficient fault-tolerant five-input majority gate,” Int J Circuit Theory Appl, 47:1037–1056, 2019. https://doi.org/10.1002/cta.2634

W. K. W. Wang and A. J. “Graham, Quantum-dot cellular automata adders,” In: IEEE Conference, 2003, pp. 461–464.

H. Cho and E. E. Swartzlander, “Adder and multiplier design in quantum-dot cellular automata,” IEEE Trans Comput, vol. 58, Issue 6, pp. 721–727, 2009, https://doi.org/10.1109/TC.2009.21

M. R. Azghad, O. Kavehie, and K. Navi, “A novel design for quantum-dot cellular automata cells and full adders,” J Appl Sci, vol. 7, pp. 3460–3468, 2007. https://doi.org/10.3923/jas.2007.3460.3468

Z. Rumi, W. Konard, W. Wei, and A. J. Graham, “Performance comparison of quantum-dot cellular automata adders,” In: IEEE conference, 2005, pp. 2522–2526.

A. Shaahin, A. Esam, B. Nader, and N. Keivan, “Novel robust single layer wire crossing approach for exclusive OR sum of products logic design with quantum-dot cellular automata,” J Low Power Electron, vol. 10, pp. 259–271, 2014. https://doi.org/10.1166/jolpe.2014.1320

V. Pudi and K. Sridharan, “Low complexity design of ripple carry and brent-kung adders in QCA,” IEEE Trasns Nanotechnol, vol. 11, pp. 105–119, 2012. https://doi.org/10.1109/TNANO.2011.2158006

P. Stefania, C. Pasquale, and C. Giuseppe, “Area-delay efficient binary adders in QCA,” IEEE Trans Very Large Scale Integr Syst, vol. 22(5), pp. 1174–1179, 2014. https://doi.org/10.1109/TVLSI.2013.2261831

H. Sara, T. Mohammad, and N. Keivan, “An efficient quantum-dot cellular automata full-adder,” Sci Res Essays, vol. 7(2), pp. 177–189, 2012.

C. Labrado and T. Himanshu, “Design of adder and subtractor circuits in majority logic-based field-coupled QCA nanocomputing,” Electron Lett, vol. 1, pp. 464–466, 2016. https://doi.org/10.1049/el.2015.3834

D. Abedi, G. Jaberipur, and M. Sangsefidi, “Coplanar full adder in quantum-dot cellular automata via clock-zone-based crossover,” IEEE Trans Nanotechnol, vol. 52(6), pp. 497–504, 2015. https://doi.org/10.1109/TNANO.2015.2409117

Z. Dadgar and A. Rezai, “An efficient design for coplanar ripple carry adder in quantum-dot cellular automata technology,” J Nano Electron Phys, vol. 11(3), pp. 03034-1–03034-4, 2019. https://doi.org/10.21272/jnep.11(3).03034

D. Mokhtari, A. Rezai, H. Rashidi, F. Rabiei, S. Emadi, and A. Karimi, “Design of novel efficient full adder circuit for quantum-dot cellular automata technology,” Facta Universitatis Series Electronics and Energetics (FU Elec Energ), vol. 31(2), pp. 279–285, 2018. https://doi.org/10.2298/FUEE1802279M

Downloads

Published

2023-09-27

Issue

Section

AUTOMATION AND COMPUTER-INTEGRATED TECHNOLOGIES