DAP attack modelling of first degree

Authors

  • Микола Петрович Карпінський Університет у Бєльсько-Бялій
  • Леся Мирославівна Коркішко Тернопільський національний технічний університет ім. І. Пулюя

DOI:

https://doi.org/10.18372/2225-5036.22.10713

Keywords:

information security, DPA attacks, cores of cryptographic processors, masked data representation, information leakage by side-channel

Abstract

This work present first order DPA attack based on correlation coefficients on HDL models of cryptographic processors using symmetric ciphers GOST 28147-89 and mCrypton and processing data in masked representation. A system for DPA attack modeling was created, including power consumption analyzer, processing data about layout parasitic interconnections of elements and connections, time-annotated post-place-and-rout information, processor internal elements activity data. As the result of the analysis, we obtained power consumption traces, serving as input for the first order DPA attack based on correlation coefficients. Based on modeling results of the attack on HDL models of the cryptographic processors and architecture features of the processors, we conclude that used processors cores have increased resistance to the attack. As the result, we can recommend the cores of the processors to be used in resource-constrained devices (smart-cards, cryptographic tokens, mobile devices) with higher resistance to first order DPA attack.

Author Biographies

Микола Петрович Карпінський, Університет у Бєльсько-Бялій

Рік та місце народження: 1958 рік, м. Балей, РФ.
Освіта: Львівський політехнічний інститут (з 2000 року – Національний університет
«Львівська політехніка»), 1980 рік.
Посада: завідувач кафедри інформатики та автоматики з 2015 року.
Наукові інтереси: безпека інформаційних технологій.
Публікації: більше 100 наукових публікацій, серед яких монографії, навчальні посібники, наукові статті, матеріали конференцій та патенти на винаходи.

Леся Мирославівна Коркішко, Тернопільський національний технічний університет ім. І. Пулюя

Рік та місце народження: 1974 рік, м. Червоноград, Україна.
Освіта: Національний університет «Львівська політехніка», 1997 рік.
Посада: науковий співробітник НДЧ кафедри кібербезпеки з 2016 року.
Наукові інтереси: інформаційна безпека
Публікації: 20 наукових публікацій, серед яких розділи у монографіях, наукові статті,
матеріали та тези доповідей на конференціях.

References

Karpinskyy M., Korkishko L. Architecture of cryptographic devices resistant to side-channel attacks // Proc. of the International Conf. on Computer Science and Information Technologies. CSIT-2006. – Lviv: Lviv Polytechnic National University,2006. – P. 167-170.

ГОСТ 28147-89. Система обработки инфор-мации. Защита криптографическая. Алгоритм кри-птографического преобразования. М.: Госстандарт СССР. – С. 83.

Lim C.H., Korkishko T. mCrypton – a lightweight block cipher for security of low-cost RFID tags and sensors // Lecture Notes in Computer Science: Proc. of 6th International Workshop on Information Security Applications. WISA 2005. – Berlin: Springer, 2006. – Vol. 3786. – P. 243-258.

Messerges T. Using second-order power analysis to attack DPA resistant software // Lecture Notes in Computer Science: Proc. of Cryptographic Hardware and Embedded Systems Workshop. CHESS-2000. – Berlin: Springer, 2000. – Vol. 1956. – P. 238-251.

Mangard S., Oswald E., Popp T. Power Analysis Attacks: Revealing the Secrets of Smart Cards / Berlin: Springer, 2007. – 337 p.

Agrawal D., Rao J.R., Rohatgi P. Multi-channel Attacks // Lecture Notes in Computer Science: Proc. of 5th International Workshop Cryptographic Hardware and Embedded Systems. CHES-2003. – Cologne, Germany: Springer, 2003. – Vol. 2779. – P. 2-16.

Chari S., Rao J.R. Rohatgi P. Template Attacks // Lecture Notes in Computer Science: Proc. of 4th International Workshop Cryptographic Hardware and Embedded Systems. CHES-2002. – Redwood Shores, CA, USA: Springer, 2003. – Vol. 2523. – P. 13-28.

Brier E., Clavier C., Olivier F. Correlation Power Analysis with a Leakage Model // Lecture Notes

in Computer Science: Proc. of 6th International Workshop Cryptographic Hardware and Embedded Systems. CHES-2004. – Cambridge, MA, USA: Springer, 2004. – Vol. 3156. – P. 16-29.

Kocher P., Jaffe J., Jun B. Differential power analysis // Lecture Notes in Computer Science: Proc. of International Conf. Advances in Cryptology. CRYPTO-1999. – Berlin: Springer, 1999. – Vol. 1666. – P. 388-397.

Irwin J., Page D., Smart N. Instruction Stream Mutation for Non-Deterministic Processors // IEEE Computer Society: Proc. of IEEE International Conference on Application-Specific Systems, Architectures and Processors. – 2002. – P. 286-295.

Yang S., Wolf W., Vijaykrishnan N., Serpanos D., Xie Y. Power Attack Resistant Cryptosystem Design: A Dynamic Voltage and Frequency Switching Approach // IEEE Computer Society: Proc. of Design, Automation and Test in Europe Conference and Exposition. DATE-2005. – Munich, 2005. – P. 64-69.

Karpinskyy M., Korkishko L., Korkishko T. Randomized execution of regular cryptographic algorithms // Proc. of 3-rd International Conf. «Advanced Computer Systems and Networks: Design and Application» (ACSN’2007). –Lviv, 2007. – P. 114-117.

May D., Muller H. L., Smart N. P. Non-deterministic Processors // Lecture Notes in Computer Science: Proc. of 6th Australasian Conference Information Security and Privacy. ACISP-2001. – Berlin: Springer, 2001. – Vol. 2119. – P. 115-129.

Clavier C., Coron J., Dabbous N. Differential Power Analysis in the Presence of Hardware Countermeasures // Lecture Notes in Computer Science: Proc. of Second International Workshop Cryptographic Hardware and Embedded Systems. CHES-2000. – Worcester, MA, USA: Springer, 2000. – Vol. 1965. – P. 252-263.

Ratanpal G.B., Williams R.D., Blalock T.N. An On-Chip Signal Suppression Countermeasure to Power Analysis Attack // IEEE Transactions on Dependable and Secure Computing. – 2004. – Vol. 1(3). – P. 179-189.

Muresan R., Vahedi H., Zhanrong Y., Gregori S. Power-Smart System-On-Chip Architecture for Embedded Cryptosystems // Proc. of the 3rh IEEE/ACM/IFIP International Conf. on Hardware/Software Codesign and System Synthesis. – ACM Press, 2005. – P. 184-189.

Mesquita D., Techer J-D., Torres L., Sassatelli G., Gambon G., Robert M., Moraes F. Current Mask Generation: A Tansistor Level Security Against DPA Attack. // Proc. of the 18th Annual Symposium on Integrated Circuits and System Design SBCCI'05. – ACM Press, 2005. – P. 115-120.

Benini L., Macii A., Macii E., Omerbegovic E., Pro F., Poncino M. Energe-Aware Design Techniques for Differential Power Analysis Protection // Proc. of 40th Design, Automation Conf., DAC-2003. – ACM Press, 2003. – P. 36-41.

Benini L., Macii A., Macii E., Omerbegovic E., Poncino M., Pro F. A Novel Architecture for Power Maskable Arithmetic Units // Proc. of 13th ACM Great Lakes Symposium on VLSI 2004. – Washington: ACM Press, 2003. – P. 136-140.

Tiri K., Akmal M., Verbauwhere I. A Dynamic and Differential CMOS Logic with Signal Independent Power Consumption to Withstand Differential Power Analysis on Smart Cards // Proc. of IEEE 28th Europpean Solid-State Circuits Conf. ESSCIRC-2002. – Florence, 2002. – P. 403-406.

Tiri K., Verbauwhere I. A Logic Level Design Methodology for Secure DPA Resistant ASIC or FPGA Imlementation // IEEE Computer Society: Proc. of 2004 Design, Automation and Test in Europe Conference and Exposition. DATE-2004. – Paris, 2004. – Vol. 1. – P. 246-251.

Bystrov A., Sokolov D., Yakovlev A., Koelmans A. Balancing Power Sinature in Secure Systems // Proc. of 14th UK Asynchronous Forum. – Newcastle, 2003. – [Цит. 2003, 12 червня]. – Режим доступу: < http://www.staff.ncl.ac.uk/i.g.clark/async/ ukasyncform14/forum14-papers/forum-bystrov.pdf>.

Sokolov D., Murphy J., Bystrov A., Yakovlev A. Improving the Security of Dual-Rail Circuits // Lecture Notes in Computer Science: Proc. of 6th International Workshop Cryptographic Hardware and Embedded Systems. CHES-2004. – Berlin:Springer, 2004. – Vol. 3156. – P. 282-297.

Sokolov D., Murphy J., Bystrov A., Yakovlev A. Design and Analysis of Dual-Rail Circuits for Security Applications // IEEE Transactions on Computers, 2005. – Vol. 54(4). – P. 449-460.

Bucci M., Giancane L., Luzzi R., Trifiletti A. Three-Rhase Dual-Rail Pre-Charge Logic // Lecture Notes in Computer Science: Proc. of 8th International Workshop Cryptographic Hardware and Embedded Systems. CHES-2006. – Berlin:Springer, 2006. – Vol. 4249. – P. 282-297.

Aigner M., Mangart S., Menicocci R., Olivieri M., Scotti G., Trifiletti A. A Novel CMOS Logic Style

with Data Independent Power Consumotion // Proc. of IEEE Inernational Symposium on Circuits and Systems. ISCAS-2005. – 2005. – Vol. 2. – P. 1066-1069.

Coron J-S., Kocher P.C., Naccache D. Statistics and Secret Leakage // Lecture Notes in Computer Science: Proc. of 4th International Conference Financial Cryptography. FC-2000. – Berlin:Springer, 2001. – Vol. 1962. – P. 157-173.

Shamir A. Protection Smart Cards from Passiv Power Analysis with Detachted Power Supplies // Lecture Notes in Computer Science: Proc. of Second International Workshop Cryptographic Hardware and Embedded Systems. CHES-2000. – Berlin:Springer, 2000. – Vol. 1956. – P. 71-77.

Corsonello P., Perri S., Margala M. A New Charge-Pump Based Countermeasure Against Differential Power Analysis // Proc. of the 6th International Conference on ASIC. ASICON-2005. – IEEE, 2005.– Vol. 1. – P. 66-69.

Moore S., Anderson R.J., Cunningham P., Mullins R.D., Taylor G.S. Improving Smart Card Security using Self-timed Circuits // Proc. of Eighth Inernational Symposium on Asynchronous Circuits and Systems. ASYNC-2002. – IEEE Computer Society, 2002. – P. 211-218.

Yu Z.C., Furber S.B., Plana L.A. An Investigation into the Security of Self-Timed Circuits // Proc. of 9th Inernational Symposium on Advanced Research in Asynchronous Circuits and Systems. ASYNC-2003. – IEEE Computer Society, 2003. – P. 206-215.

Kulikowski K.J., Su M., Smirnov A. B., Taubin A., Karpovsky M.G., MacDonald D. Delay Insensitive Encoding and Power Analysis: A Balancing Act // In 11th Inernational Symposium on Advanced Research in Asynchronous Circuits and Systems. ASYNC 2005. – IEEE Computer Society, 2005. – P. 116-125.

Kulikowski K.J., Smirnov A. B., Taubin A. Automated Design of Chryptographic Devices Resistant to Multiple Side-Channel Attacks // Lecture Notes in Computer Science: Proc. of 8th International Workshop Cryptographic Hardware and Embedded Systems. CHES-2006. – Berlin: Springer, 2006. – Vol. 4249. – P. 399-413.

Yu A., Bree D.S. A Clock-less Implementation of the AES Resists to Power and Timing Attacks // Proc. of International Conf. on Information Technology: Coding and Coputing. ITCC-2004. – IEEE Computer Society, 2004. –Vol. 2. – P. 525-532.

Goubin L., Patarin J. DES and Differential Power Analysis – The Duplication Method // Lecture Notes in Computer Science: Proc. of First International Workshop Cryptographic Hardware and Embedded Systems. CHES-1999. – Berlin:Springer, 1999.– Vol. 1717. – P. 158-172.

Chari S., Jutla C.S., Rao J.R., Rohatgi P. A Cautionary Note Regarding Evaluation of AES Candidates on Smart-Cards // Proc. of Second Advanced Encryption Standart (AES) Candidate Conference. – Roma, 1999.

Messerges, T. S. Securing the AES finalists against power analysis attacks // Lecture Notes in Computer Science: Proc. of Workshop Fast Software Encryption. – Berlin: Springer, 2000. – Vol. 1978. – P. 150-165.

Popp T., Mangard S. Masked Dual-Rail Pre-Charge Logic: DPA-Resistance without Routing Constraints // Lecture Notes in Computer Science: Proc. of 7th International Workshop Cryptographic Hardware and Embedded Systems. CHES-2005. – Berlin:Springer, 2005. – Vol. 3659. – P. 172-186.

Popp T., Mangard S. Implementation Aspects of the DPA- Resistant Logic Style MDPL // Proc. of Inernational Symposium on Circuits and Systems. ISCAS- 2006. – IEEE, 2006. – P. 2913-2916.

Suzuki D., Saeki M., Ichikawa T. Random Switching Logic: A Countermeasure against DPA based on Transition Probability // Cryptogy ePrint Archive (http://eprint.iacr.org/), Report 2004/346, 2004.

Chen Z., Zhou Y. Dual-Rail Random Switching Logic: A Countermeasure to Reduce Side Channel Leakage // Lecture Notes in Computer Science: Proc. of 8th International Workshop Cryptographic Hardware and Embedded Systems. CHES-2006. – Berlin:Springer, 2006. – Vol. 4249. – P. 242-254.

Trichina E., Korkishko T., Lee K-H. Small Size, Low Power, Side Channel-Immune AES Coprocessor: Design and Synthesis Results // Lecture Notes in Computer Science: Proc. of 4th Conference Advanced Encryption Standart. AES-2004. – Berlin: Springer, 2005. – Vol. 3373. – P. 113-127.

Golic J.D., Menicocci R. Universal Masking on Logic Gate Level // IEE Electronic Letters. – 2004. – Vol. 40(9). – P. 526-527.

Ishai Y., Sahai A., Wagner D. Private Circuits: Securing Hardware against Probing Attacks // Lecture Notes in Computer Science: Proc. of 23th Annual Inernational Cryptologe Conference Advances in Cryptology. CRYPTO-2003. – Berlin: Springer, 2003. – Vol. 2729. – P. 463-481.

Коркішко Л. Операція множення даних у маскованому представленні // Матеріали XI науко-вої конференції Тернопільського державного техні-чного університету ім. І.Пулюя. – Тернопіль, 2007. – С. 83.

Benini L., Galati A., Macii A., Macii E., Poncino M. Energi-Efficient Data Scrambling on Memory-Prosessor Interfaces // Proc. of International Symposium on Low Power Electronics and Desin. – Berlin: Springer, 2003. – P. P. 26-29.

Golik J. D. DeKaRT: A New Paradigm for Key-Dependent Reversible Circuits // Lecture Notes in

Computer Science: Proc. of 5th International Workshop Cryptographic Hardware and Embedded Systems. CHES-2003. – Berlin: Springer, 2003. – Vol. 2779. – P. 98-112.

Elbaz R., Torres L., Sassatelli G., Guillemin P., Anguille C., Bardouillet M., Buatois C., Rigaud J-B. Hardware Engines for Bus Encryption: A Survey of Existing Techniques // Proc. of Design, Automation and Test in Europe Conference and Exposition. DATE-2005. – IEEE Computer Society, 2005. – P. 40-45.

Bucci M., Gugieimo M., Luzzi R., Trifiletti A. A Power Consumption Randomization Countermeasure for DPA-Resistant Cryptographic Processors // Lecture Notes in Computer Science: Proc. of 14th International Workshop on Integrated Circuit and System Design, Power and Timing Modeling, Optimization and Simulation. PATMOS 2004. – Berlin: Springer, 2004. – Vol. 3254. – P. 481-490.

Карпінський М.П., Коркішко Л.М., Кор-кішко Т.А. Адаптування алгоритмів криптографіч-них перетворень до обробки маскованих даних// Вісник хмельницького національного університету – 2007. – №3, Том 1 – С. 67-70.

Карпінський М.П., Коркішко Л.М. Проце-сор симетричного блокового шифрування за ГОСТ 28147-89 для даних у маскованому представленні // Матеріали 2-ї міжнародної конференції «Комп’ютерні науки та інженерія» (CSE`2007). – Львів, 2007. – С. 86-90.

Карпінський М.П., Коркішко Л.М. Захист двійкових суматорів від інженерно-криптографічних атак за побічними каналами витоку інформації // Матеріали 1-ї міжнародної конференції «Комп’ютерні науки та інженерія» (CSE`2006). – Львів, 2006. – С. 58-61.

Karpinskyy M., Korkishko L., Furmanyuk A. Masked Encryption Algorithm mCrypton for Resource-Constrained Devices // Proc. of 4th International Workshop on Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications (IDAACS'2007). – Dortmund, 2007. – P. 628-633.

Карпінський М., Коркішко Л., Коркішко Т. Інженерно-криптографічна атака за аналізом спо-живаної потужності на програмно-апаратні реаліза-ції криптографічного перетворення за чинним стан-дартом // Вісник Тернопільського державного тех-нічного університету. – 2005. – №3. – С. 127-135.

Downloads

Published

2016-07-07

Issue

Vol. 22 No. 2 (2016)

Section

Cryptology