FPGA-based realization of generation algorithms pseudorandom words
DOI:
https://doi.org/10.18372/2410-7840.18.10848Keywords:
pseudorandom bit generator, simulation, CAD, DSP, FPGAAbstract
A hardware implementation of PSS generator based on FPGA crystals, which use the principle of reconfigurability that allows the modernization of their algorithms and on-line replacement of the internal structure (reconfiguration) in the process of functioning in this paper are proposed. Available embedded DSP blocks into structure of crystal FPGA allows efficient hardwarily implement the pseu-dorandom bit generator through the implementation of the basic operations of multiplication with accumulation on the gate level. With using of CAD ISE 14.02 Foundation by describing by means VHDL language implemented design and implementation on Spartan-based series crystal (6SLX4CSG225-3) for three types of the pseudorandom bit generators, for which time and hardware expenses are represented. With using the simulating system ModelSim SE 10.1c are obtained timing diagrams of simulation for these structures.References
Кнут Д.Э. Искусство программирования: В 7 т.; [пер. с англ. В. Тертышный]. – [3-е изд.]. – М.: «Ви-льямс», 2007. – Т.2: Получисленные алгоритмы. – 832 с.
Корчинский В.В., Филькин К.М. О выборе перви-чного датчика для задач имитационного модели-рования // Моделювання та інф. технології. Збірн. наук. праць ІПМЕ. – 2007. – Вип. 42. – С. 81-90.
Лавданский А.А. Оценка качества генераторов псевдослучайных чисел по величине ошибки во-спроизведения закона распределения / А.А. Лав-данский // Вісник Хмельницького національного університету. – 2014. – №1. – С. 113–116.
Палагин А.В. Реконфигурируемые вычислитель-ные системы/ А.В. Палагин, В.Н. Опанасенко. – Киев: Просвіта. – 2006. – 295 с.
Палагин А.В. Проектирование реконфигуриру-емых систем на ПЛИС / А.В. Палагин, В.Н. Опа-насенко, А.Н. Лисовый // Технология и конс-труирование в электронной аппаратуре. – 2007. – № 3. – С. 15-20.
Available at http://www.xilinx.com/products/ design-tools/ise-design-suite.html.
ModelSim. ASIC and FPGA design / Available at http: // www.mentor.com/ products/ fv/ modelsim/
Palagin A. The structure of FPGA-based cyclic-code converters / Alexander Palagin, Vladimir Opanasenko, Sergey Krivoi // Optical Memory & Neural Networks (Information Optics). Springer. – 2013, Vol. 22, N.4. – PP. 207–216.
Random Number Generator Results [Електронний ресурс]. – Режим доступу: http://www.cacert.at/ cgi-bin/rngresults.
Spartan-6 Family Overview / Product Specification // DS160 (v2.0) October 25, 2011. – Xilinx, Inc. – 11 p.
Spartan-6 FPGA DSP48A1 Slice / User Guide // UG389 (v1.2) May 29, 2014. – Xilinx, Inc. – 46 p.
Downloads
Published
Issue
Section
License
Authors who publish with this journal agree to the following terms:- Authors retain copyright and grant the journal right of first publication with the work simultaneously licensed under a Creative Commons Attribution License that allows others to share the work with an acknowledgement of the work's authorship and initial publication in this journal.
- Authors are able to enter into separate, additional contractual arrangements for the non-exclusive distribution of the journal's published version of the work (e.g., post it to an institutional repository or publish it in a book), with an acknowledgement of its initial publication in this journal.
- Authors are permitted and encouraged to post their work online (e.g., in institutional repositories or on their website) prior to and during the submission process, as it can lead to productive exchanges, as well as earlier and greater citation of published work (See The Effect of Open Access).