FPGA-based realization of generation algorithms pseudorandom words

Authors

  • Володимир Миколайович Опанасенко Institute of Cybernetics of the National Academy of Science of Ukraine
  • Станіслав Борисович Зав’ялов “Radionix” Limited Liability Company
  • Олександр Танасович Софіюк Institute of Cybernetics of the National Academy of Science of Ukraine

DOI:

https://doi.org/10.18372/2410-7840.18.10848

Keywords:

pseudorandom bit generator, simulation, CAD, DSP, FPGA

Abstract

A hardware implementation of PSS generator based on FPGA crystals, which use the principle of reconfigurability that allows the modernization of their algorithms and on-line replacement of the internal structure (reconfiguration) in the process of functioning in this paper are proposed. Available embedded DSP blocks into structure of crystal FPGA allows efficient hardwarily implement the pseu-dorandom bit generator through the implementation of the basic operations of multiplication with accumulation on the gate level. With using of CAD ISE 14.02 Foundation by describing by means VHDL language implemented design and implementation on Spartan-based series crystal (6SLX4CSG225-3) for three types of the pseudorandom bit generators, for which time and hardware expenses are represented. With using the simulating system ModelSim SE 10.1c are obtained timing diagrams of simulation for these structures.

Author Biographies

Володимир Миколайович Опанасенко, Institute of Cybernetics of the National Academy of Science of Ukraine

Doctor of Science, Professor, Leading Researcher of the Department of Microprocessor Devices of Institute of Cybernetics of the National Academy of Science of Ukraine

Станіслав Борисович Зав’ялов, “Radionix” Limited Liability Company

PhD, director of “Radionix” Limited Liability Company

Олександр Танасович Софіюк, Institute of Cybernetics of the National Academy of Science of Ukraine

junior scientist of the Department of Microprocessor Devices of Institute of Cybernetics of the National Academy of Science of Ukraine

References

Кнут Д.Э. Искусство программирования: В 7 т.; [пер. с англ. В. Тертышный]. – [3-е изд.]. – М.: «Ви-льямс», 2007. – Т.2: Получисленные алгоритмы. – 832 с.

Корчинский В.В., Филькин К.М. О выборе перви-чного датчика для задач имитационного модели-рования // Моделювання та інф. технології. Збірн. наук. праць ІПМЕ. – 2007. – Вип. 42. – С. 81-90.

Лавданский А.А. Оценка качества генераторов псевдослучайных чисел по величине ошибки во-спроизведения закона распределения / А.А. Лав-данский // Вісник Хмельницького національного університету. – 2014. – №1. – С. 113–116.

Палагин А.В. Реконфигурируемые вычислитель-ные системы/ А.В. Палагин, В.Н. Опанасенко. – Киев: Просвіта. – 2006. – 295 с.

Палагин А.В. Проектирование реконфигуриру-емых систем на ПЛИС / А.В. Палагин, В.Н. Опа-насенко, А.Н. Лисовый // Технология и конс-труирование в электронной аппаратуре. – 2007. – № 3. – С. 15-20.

Available at http://www.xilinx.com/products/ design-tools/ise-design-suite.html.

ModelSim. ASIC and FPGA design / Available at http: // www.mentor.com/ products/ fv/ modelsim/

Palagin A. The structure of FPGA-based cyclic-code converters / Alexander Palagin, Vladimir Opanasenko, Sergey Krivoi // Optical Memory & Neural Networks (Information Optics). Springer. – 2013, Vol. 22, N.4. – PP. 207–216.

Random Number Generator Results [Електронний ресурс]. – Режим доступу: http://www.cacert.at/ cgi-bin/rngresults.

Spartan-6 Family Overview / Product Specification // DS160 (v2.0) October 25, 2011. – Xilinx, Inc. – 11 p.

Spartan-6 FPGA DSP48A1 Slice / User Guide // UG389 (v1.2) May 29, 2014. – Xilinx, Inc. – 46 p.

Published

2016-09-26

Issue

Section

Articles